In a 5-stage pipeline (Fetch, Decode, Execute, Memory, Writeback), an ‘ADD’ instruction…

In a 5-stage pipeline (Fetch, Decode, Execute, Memory, Writeback), an ‘ADD’ instruction follows a ‘LOAD’ instruction. Assume the ‘ADD’ instruction depends on the data loaded by ‘LOAD’. Why does the pipeline stall occur?