In a CPU pipeline, a stall occurs in the execution stage due…

Written by

in

In a CPU pipeline, a stall occurs in the execution stage due to a dependency on the result of a previous instruction. If Instruction 1 loads a value into register R1 and Instruction 2 immediately uses R1 for a calculation, what type of dependency causes the stall?

Comments

Leave a Reply

Your email address will not be published. Required fields are marked *

More posts