In a multi-processor system using the MSI cache coherence protocol, when a CPU modifies a cache line, the state transitions from Shared to which pair of states for the modifying CPU and other CPUs, respectively?
In a multi-processor system using the MSI cache coherence protocol, when a…
Written by
in
Leave a Reply